

Call for Papers

IET *Computers & Digital Techniques*

Frequency: 6 issues

Impact Factor: 0.857

Editor-in-Chief: Andy Tyrrell, University of York, UK
Deputy Editor-in-Chief: Anirban Sengupta,
Indian Institute of Technology, Indore

IET *Computers & Digital Techniques* publishes technical papers describing recent research and development work in all aspects of digital system-on-chip design and test of electronic and embedded systems, including the development of design automation tools (methodologies, algorithms and architectures). Papers based on the problems associated with the scaling down of CMOS technology are particularly welcome.

About the Editor-in-Chief



Andy Tyrrell, is a Professor in the Department of Electronics at the University of York. He is Head of the Intelligent Systems Research Group, and his main research interests are in the design of biologically-inspired architectures, computer engineering, microelectronics, artificial immune systems, evolvable hardware, FPGA system design, and fault tolerant design. He has published over 300 papers in these areas and is the co-founder of *nigenics*, which provides variation-aware cell library design, refinement & customisation services and solutions to foundries, IDMs and fabless designers.

Deputy Editor-in-Chief



Prof. Anirban Sengupta is an Associate Professor in Computer Science and Engineering at Indian Institute of Technology (I.I.T) Indore, where he directs the research lab on 'CAD for Consumer Electronics Hardware Device Security & Reliability'. He holds a Ph.D. & M.A.Sc degree in Electrical & Computer Engineering and is a registered Professional Engineer of Ontario (P.Eng.).

He is an elected Fellow of IET, Fellow of British Computer Society (FBCS), UK and IEEE Senior Member. He is a Distinguished Visitor of IEEE Computer Society and IEEE Distinguished Lecturer of IEEE Consumer Electronics Society. He is the Deputy EIC of IET Computers and Digital Techniques and has over 205 peer-reviewed publications, 3 books and several patents. He is also the Chair of IEEE Computer Society Technical Committee on VLSI and EIC of IEEE VLSI Circuits and Systems Letter of IEEE CS-TCVLSI. More details available at: <http://www.anirban-sengupta.com/>

Editorial Board

World-leading figures in computer and digital systems design and test sit on the Editorial Board, and their expertise will ensure that the journal publishes only the very best and most insightful research. For a full list of Editorial Board members, please visit: www.ietdl.org/IET-CDT.

The key subject areas of interest are:

- Design methods and tools
- Simulation, test and validation
- Processor and system architectures
- Configurable computing
- Design for variability, power and aging
- Case studies

Special Issues

Recently published: **Defect and Fault Tolerance in VLSI and Nanotechnology Systems**

The Special Issue is aimed at continuing the discussion about the research activities and related findings carried out the 30th IEEE Defect and Fault Tolerance in VLSI and Nanotechnology Systems Symposium (DFT 2017) held in Cambridge, UK, October 23–25th 2017. Therefore, this Special Issue focuses on fundamental issues related with all aspects of design, manufacturing, test, reliability, and availability that are affected by defects during manufacturing and by faults during system operation.

Find out more or submit your paper at:

www.ietdl.org/IET-CDT

Further details
overleaf...

Why publish in IET *Computers & Digital Techniques*?

Worldwide readership and database coverage including; IET *Inspec*, SCI-E, Scopus, Google Scholar and Ei Compendex, allowing your research to be easily accessed.

Online submission and tracking for up-to-date progress of your paper.

Prompt and rigorous peer review provides authors with a quick decision about publication.

Open access options are available in all IET journals allowing authors to disseminate their research to a wider international audience, freely available online.

Easy, online access to IET Journals via the IET Digital Library and IEEE Xplore allows for easy sharing of your research.

eFirst publishing in advance of the printed publication ensures your research is available at the earliest opportunity.

Discounted pre-submission editing services, particularly useful if English is not your first language.

Promote your work, for FREE with Author URL upon publication which allow you to share free access to your paper for 6 months.



Find out more or submit your paper at:

www.ietdl.org/IET-CDT

Special Issues

This journal has an active programme of Special Issues publishing throughout the year and on a range of topics.

For further information on calls for papers and published Special Issues, view www.ietdl.org/IET-CDT

Highlighted Papers

Automatic management of software programmable memories in many-core architectures Aviral Shrivastava; Nikil Dutt; Jian Cai; Majid Shoushtari; Bryan Donyanavard and Hossein Tajik – DOI: 10.1049/iet-cdt.2016.0024

Brain-inspired computing

Steve B. Furber – DOI: 10.1049/iet-cdt.2015.0171

Inexact-aware architecture design for ultra-low power bio-signal analysis Soumya Basu; Pablo Garcia Del Valle; Georgios Karakonstantis; Giovanni Ansaloni; Laura Pozzi and David Atienza – DOI: 10.1049/iet-cdt.2015.0194

Predicting future complementary metal–oxide–semiconductor technology – challenges and approaches Robert Aitken; Vikas Chandra; Brian Cline; Shidhartha Das; David Pietromonaco; Lucian Shifren; Saurabh Sinha and Greg Yeric – DOI: 10.1049/iet-cdt.2015.0210

Free to view Award Winning Papers

Each year the IET awards a prize to the authors of the best paper published within the last two years in each of the IET's journals. Award winning papers are free to access on the IET Digital Library.

To view award winning papers, visit www.ietdl.org/premium_awards

Recommend IET *Computers & Digital Techniques* to your librarian

If you do not currently have access to this journal via your library or institution, you can send a recommendation to your librarian to subscribe by completing a short form at www.theiet.org/recommend.