



# SWIFT: Swarm Intelligence Driven ESL Synthesis for Functional Trojan Fortification

Anirban Sengupta<sup>1</sup>, Rahul Chaurasia<sup>2</sup>

<sup>1</sup>Dept. of CSE, Indian Institute of Technology (IIT) Indore, India

<sup>2</sup>Dept. of CSE, Indian Institute of Information Technology (IIIT) Bhopal, India



#ISES2024

# Outline



- Introduction and Motivation
- Threat Model
- Prior Research
- Proposed Solution
- Methodology
- Experimental Setup and Results Analysis
- Conclusion

- 
- The diagram illustrates the SoC design process. At the top, a box labeled "Hardware designs (IP cores)" contains three smaller boxes representing individual IP cores: "IP<sup>1</sup>", "IP<sup>2</sup>", and "IP<sup>n</sup>". A large blue arrow points from this box down to a central gray box labeled "SoC (System on Chip)". Another large blue arrow points from the SoC box down to a collection of various consumer electronic products, including smartwatches, smartphones, tablets, laptops, headphones, fitness trackers, smart speakers, and other IoT devices, demonstrating the wide range of applications for SoC technology.

## #ISES2024

# Threat Model



- Hardware designs or micro-IPs from untrustworthy IP core vendors (generally available in the module library of ESL synthesis tools) are susceptible to severe hardware threats.
- Further, the integration of 3PIPs from untrustworthy entities during in-house system design integration (System on chip (SoC) integration) may result in malfunctioning of CE systems and a security threat to end consumers.
- Hardware Trojan can be implanted secretly at any stage of the design chain by an adversary, which might not get detected during the Trojan detection process.
- ❖ This paper handles such functional Trojan, secretly embedded in the reusable DSP hardware designs (from 3PIP vendors) used in CE systems.

# Prior Research



- In [5], a scheme involving approximation circuits is introduced to hinder hardware Trojan inclusion at the gate level, showcasing its efficacy on gate-level benchmarks.
- However, [5] does not address functional hardware Trojan quarantine in DSP hardware, particularly in the context of 3PIP designs.
- Furthermore, swarm intelligence based exploration for optimizing secure Trojan-fortified architecture is not integrated into [5].
- In [6], authors propose DMR logic for Trojan detection in DSP cores.
- However, it lacks capability in providing Trojan isolation and fortification.
- In [7], authors design hardware Trojan-infected adversaries using functional camouflaging, discussing ways to furtively introduce Trojans at sites with low centrality magnitudes.
- However, it does not address the design of low-cost, optimized Trojan-fortified DSP circuits.
- The proposed methodology ensures the generation of low-cost, Trojan-fortified designs using swarm intelligence based DSE, tailored to reusable DSP hardware utilized in the CE system.

# Key Contributions/Proposed solution



- ❑ This work introduces several innovative contributions, including:
  - A novel ESL synthesis-based approach for generating low-cost optimal Trojan fortified design architecture for securing DSP hardware designs against functional Trojan (causing erroneous functional output).
  - Employing a distinct multivendor allocation policy based on Triple Modular Redundancy to ensure design fortification against functional Trojan.
  - The proposed approach presents an integrated swarm intelligence based DSE framework with the Trojan fortification design methodology for exploring the optimal low-cost architectural solution.

# Methodology - Design Flow of the Proposed Work



- ❑ The proposed approach comprises of two interdependent modules:
  - (i) Constructing the scheduled data flow graph (SDFG) of Trojan fortified TMR design and subsequently, based on the SDFG estimating the delay and area of the design and finally computing the fitness cost.
  - (ii) Performing the design space exploration.
- ✓ Ensuring a low-cost optimal Trojan fortified datapath design for reusable DSP hardware.




Fig. 1 Proposed Swarm Intelligence DSE based Trojan fortification process during ESL Synthesis (SWIFT)

# Module-1: Proposed Trojan Fortification Design Block



- In this module, data flow graph (DFG) of the sample DSP design is constructed based on the initial functional resource configuration (particle position).
- Next, the design TMR logic, by combining two sister units (duplicate unit and triplicate unit) are built by duplicating the operations of the primary/original DFG (first unit) conforming to the DSP design.
- This combined DFG is scheduled using the LIST scheduling technique.
- A distinct multi-vendor allocation policy leverages the design with easy isolation of Trojan infected unit compared to allocating the resources from multiple vendors to a single unit.
- The information of the multiple vendors used during the allocation of the TMR-DSP hardware is confidentially known only to the system integrator.
- Likelihood of collusion between divergent unknown 3PIP vendors to realise the same Trojan payload is extremely little.
- A fault-tolerant voter then passes the functionally correct output.



# Module-2: Integrating Swarm Intelligence based DSE




Fig.2. Proposed Swarm Intelligence framework in the Trojan fortification design methodology (SWIFT)

#ISES2024

# Module-3: Demonstration of the Proposed Approach: SWIFT




Fig. 3. Demonstration of Trojan fortified 8-point DCT core with distinct multivendor policy

# Experimental Setup and Results Analysis



- ❑ In the proposed security approach, parameters such as input sample DSP application, multi-vendor resources, DSE metrics such as inertia weight (linearly decreasing between 0.9 to 0.1), population size (number of particles=3, 5), acceleration coefficients and the total number of iterations, are considered during experimental evaluation and a 2.30 GHz processor and 4 GB of RAM is used for implementation.
- ❑ The proposed methodology is analysed in terms of *exploration time* and *design cost overhead* (for Trojan fortified DSP IP core), and *security* (the number of vulnerabilities handled).

## A. Design Cost Function

- ❑ The fitness function includes normalized area and execution time corresponding to the architectural design of Trojan resistant TMR schedule and can be formulated as follows:

$$Fitness\ cost = W_1 * \left( \frac{A_{TMR}}{A_{MAX}} \right) + W_2 * \left( \frac{T_{TMR}}{T_{MAX}} \right) \quad (3)$$

Here  $W_1$  and  $W_2$  are designer-defined weighing factors ( $W_1=W_2=0.5$ ) to provide equal weightage during cost function evaluation. Further,  $A_{MAX}$  and  $T_{MAX}$  represents maximum design area and delay while and represents the computed area and delay of the proposed Trojan resistant TMR DSP design.

# Results Analysis and Comparison



- ❑ The exploration time (time consumed by the swarm intelligence based DSE process for exploring a global optimal Trojan fortified DSP architectural solution) has been reported in **Fig. 4**.
- ❑ The cost comparison of designing Trojan fortified hardware design using the proposed approach and Trojan detection approach [6] have been presented in **Fig. 5**.




Fig. 4. Comparison of exploration time for producing Trojan fortified designs w r to varying population size




Fig. 5. Cost comparison of proposed approach with [6]

# Cont.



- ❑ The proposed approach is equipped with generating the Trojan fortified design with minimal design cost overhead as evident from **Fig. 6**.
- ❑ The performance (delay) overhead of the proposed Trojan fortified TMR DSP designs compared to non-resistant designs, is shown in **Fig. 7**.




Fig. 6. % Cost overhead to generate Trojan fortified design




Fig. 7. % Delay overhead to generate Trojan fortified design (Average overhead is 1.79%)




Fig.8. # of potential untrustworthy vulnerability sites tackled using proposed approach

#ISES2024

# References



1. R. Chaurasia and A. Sengupta, "Security Vs Design Cost of Signature Driven Security Methodologies for Reusable Hardware IP Core," *2022 IEEE International Symposium on Smart Electronic Systems (iSES)*, Warangal, India, 2022, pp. 283-288, doi: 10.1109/iSES54909.2022.00064.
2. F. Kounelis, N. Sklavos and P. Kitsos, "Run-Time Effect by Inserting Hardware Trojans, in Combinational Circuits," *2017 Euromicro Conference on Digital System Design (DSD)*, 2017, pp. 287-290.
3. W. Hu, C. -H. Chang, A. Sengupta, S. Bhunia, R. Kastner and H. Li, "An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 40, no. 6, pp. 1010-1038, 2021.
4. V. K. Mishra, A. Sengupta, "MO-PSE: Adaptive Multi Objective Particle Swarm Optimization Based Design Space Exploration in Architectural Synthesis for Application Specific Processor Design," *Elsevier Journal on Advances in Engineering Software*, Volume 67, January 2014, pp. 111124.
5. H. Martin, L. Entrena, S. Dupuis and G. Di Natale, "A Novel Use of Approximate Circuits to Thwart Hardware Trojan Insertion and Provide Obfuscation," *2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)*, 2018, pp. 41-42.
6. A. Sengupta, S. Bhadauria and S. P. Mohanty, "TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling With Optimal Loop Unrolling Factor During High Level Synthesis," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 36, no. 4, pp. 655-668, 2017, doi: 10.1109/TCAD.2016.2597232.
7. H. Li, A. Abdelhadi, R. Shi, J. Zhang and Q. Liu, "Adversarial Hardware With Functional and Topological Camouflage," *IEEE Trans. Circuits Syst. II: Exp. Briefs*, vol. 68, no. 5, pp. 1685-1689, 2021, doi: 10.1109/TCSII.2021.3065292.
8. S. Salivahanan and A. Vallavaraj, "Digital Signal Processing", McGraw-Hill Education (India) PvtLimited, 2001, ISBN: 9780074639962.
9. 15 nm open cell library. [Online], Available: <https://si2.org/open-cell-library/>, last accessed on Aug. 2023.

**#ISES2024**

# Conclusion



- This paper introduced a robust ESL synthesis based optimal low-cost Trojan fortification methodology using swarm intelligence based DSE called 'SWIFT'.
- The proposed approach is capable to detect all functional Trojan at minimal design cost overhead.

*Thank You*